Jotego Optimizes Arcade Cores By Killing Unnecessary Wait Cycles A Christmas Eve update to the JTCPS arcade cores prevents refresh cycles from triggering unnecessary bus wait cycles, improving FPGA accuracy.
